Designers are using every design trick to reduce power in a 3G chip design. But, while cutting power, these tricks can create static timing analysis problems. Here's a look at how designers can close ...
There is intense pressure on all levels of chip engineering to reduce power consumption. That situation, in turn, has led to increasingly dramatic—and invasive—measures to reduce power in individual ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback