System-on-a-chip (SoC) functional verification involves integrating multiple intellectual property (IP) blocks. Accordingly, understanding how to define, measure, correlate, and analyze appropriate IP ...
The need to improve functional verification productivity and quality continues to grow. The 2004/2002 IC/ASIC Functional Verification Study, by Collett International Research, shows that logic or ...
This article formalizes the concept of best possible verification quality — completeness — and describes a methodology, field-proven on many complex module and intellectual property (IP) designs, that ...
FPGA engineers are all doing functional verification using manual processes but growing system comlexity is the issue. Changing tools and methodologies may seem daunting, but there is a way to break ...
The manufacturing aspects of multi-die/multi-chiplet designs are often highlighted, but what about verification? Functional correctness and performance of inter-die connections via a standard ...
This paper discusses the functional verification of IP cores and problems which arise during their implemenation in today’s advanced applications. First, the usual approach to functional ...
If there were a bug in your design, could the verification environment find it? Functional qualification is the first technology to provide an objective answer to this fundamental question. It is an ...
Functional verification of chip designs is a hefty topic, so it's only appropriate that it should be the subject of a hefty tome. In fact, it's almost remarkable that the authors of Comprehensive ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results