I have a certain basic understanding of how CPUs are made up with functional blocks, stages in a pipeline, why instructions are decoded and dispatched, and a naive understanding of cache hierarchy.

The biggest challenge isn't achieving similar process sizes to TSMC, or achieving those process sizes with high volume production. The biggest challenge is running huge production volumes through ...